verilog-sv-language

Expert-level Verilog and SystemVerilog knowledge following the IEEE 1800 standard. Generates synthesizable RTL code using synthesis-friendly coding styles and constructs.